 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| CS8147 10 V/5.0 V Low Dropout Dual Regulator with ENABLE The CS8147 is a 10 V/5.0 V dual output linear regulator. The 10V 5.0% output sources 500 mA and the 5.0 V 3% output sources 70 mA. The secondary output is inherently stable and does not require an external capacitor. The on board ENABLE function controls the regulator's two outputs. When ENABLE is high, the regulator is placed in SLEEP mode. Both outputs are disabled and the regulator draws only 70 A of quiescent current. The regulator is protected against overvoltage conditions. Both outputs are protected against short circuit and thermal runaway conditions. The CS8147 is packaged in a 5 lead TO-220 with copper tab. The copper tab can be connected to a heat sink if necessary. 1 http://onsemi.com TO-220 FIVE LEAD T SUFFIX CASE 314D 1 5 TO-220 FIVE LEAD TVA SUFFIX CASE 314K Features * Two Regulated Outputs - 10 V 5.0%; 500 mA - 5.0 V 3.0%; 70 mA * 70 A SLEEP Mode Current * Inherently Stable Secondary Output (No Output Capacitor Required) * Fault Protection - Overvoltage Shutdown - Reverse Battery - 60 V Peak Transient - -50 V Reverse Transient - Short Circuit - Thermal Shutdown * CMOS Compatible ENABLE Input with Low (IOUT(max)) Input Current 1 TO-220 FIVE LEAD THA SUFFIX CASE 314A 5 PIN CONNECTIONS AND MARKING DIAGRAM Tab = GND Pin 1. ENABLE 2. VIN 3. GND 4. VOUT1 (10 V) 5. VOUT2 (5.0 V) CS8147 AWLYWW 1 A WL, L YY, Y WW, W = Assembly Location = Wafer Lot = Year = Work Week ORDERING INFORMATION Device CS8147YT5 CS8147YTVA5 CS8147YTHA5 *Five lead. Package TO-220* STRAIGHT TO-220* VERTICAL TO-220* HORIZONTAL Shipping 50 Units/Rail 50 Units/Rail 50 Units/Rail (c) Semiconductor Components Industries, LLC, 2001 1 January, 2001 - Rev. 6 Publication Order Number: CS8147/D CS8147 Primary Output VIN Overvoltage Shutdown Anti-saturation and Current Limit VOUT1 ENABLE - + Pre-Regulator + - Secondary Output Bandgap Reference - + VOUT2 GND Thermal Shutdown Current Limit Figure 1. Block Diagram ABSOLUTE MAXIMUM RATINGS* Rating Input Voltage: DC Positive Peak Transient Voltage (Note 1.) Negative Peak Transient Voltage Value -18 to 26 60 -50 2.0 -0.3 to 10 Internally Limited -40 to +150 -65 to +150 Wave Solder (through hole styles only) (Note 2.) 260 peak Unit V V V kV V - C C C ESD (Human Body Model) ENABLE Input Internal Power Dissipation Junction Temperature Range Storage Temperature Range Lead Temperature Soldering: 1. 46 V Load Dump @ VIN = 14 V 2. 10 second maximum. *The maximum package power dissipation must be observed. http://onsemi.com 2 CS8147 ELECTRICAL CHARACTERISTICS for VOUT: (VIN = 14 V, IOUT1 = IOUT2 = 5.0 mA, -40C < TJ < 150C, -40C TA 125C, ENABLE = LOW; unless otherwise specified.) Characteristic Primary Output (VOUT1) Output Voltage Dropout Voltage Line Regulation Load Regulation Quiescent Current Quiescent Current Current Limit Long Term Stability Overvoltage Shutdown Secondary Output (VOUT2) Output Voltage Dropout Voltage Line Regulation Load Regulation Current Limit ENABLE Function (ENABLE) Input ENABLE Threshold Input ENABLE Current VOUT2(ON) VOUT1(OFF) Input Voltage Range 0 to 5.0 V - 0.8 -10 1.40 1.40 - 2.50 - 10 V V A 6.0 V VIN 26 V, 1.0 mA IOUT2 70 mA IOUT2 70 mA 11 VIN 18 V, IOUT = 70 A 1.0 mA IOUT2 70 mA, VIN = 14 V - 4.85 - - - - 5.00 1.5 4.0 10 150 5.15 2.5 50 50 - V V mV mV mA VOUT1 and VOUT2 13 V VIN 26 V, IOUT1 500 mA IOUT1 = 500 mA 11 V VIN 18 V, IOUT1 = 250 mA 5.0 mA IOUT1 500 mA IOUT1 1.0 mA, No Load on VOUT2, VIN = 18 V IOUT1 = 500 mA, No Load on VOUT2, VIN = 11 V ENABLE = HIGH, VOUT1, VOUT2 = OFF - - 9.50 - - - - - - 0.55 - 32 10.00 0.5 45 15 3.0 60 70 0.80 50 36 10.5 0.7 90 75 7.0 120 200 - - 40 V V mV mV mA mA A A mV/khr V Test Conditions Min Typ Max Unit PACKAGE PIN DESCRIPTION PACKAGE LEAD # 5 Lead TO-220 1 2 3 4 5 LEAD SYMBOL ENABLE VIN GND VOUT1 VOUT2 FUNCTION CMOS compatible input lead; switches VOUT1 and VOUT2 on and off. When ENABLE is low, VOUT1 and VOUT2 are active. Supply voltage, usually direct from battery. Ground connection. Regulated output 10 V, 500 mA (typ). Secondary output 5.0 V, 70 mA (typ). http://onsemi.com 3 CS8147 TYPICAL PERFORMANCE CHARACTERISTICS 600 550 500 450 400 350 300 250 200 150 100 50 0 0 50 100 150 200 250 300 350 400 450 500 550 600 125C 25C 2.00 1.80 Dropout Voltage (V), VOUT2 1.60 1.40 1.20 1.00 0.80 0.60 0.40 0.20 0 0 10 20 -40C Dropout Voltage (mV), VOUT1 25C 125C -40C VIN = 6.00 V 30 40 50 60 70 80 90 100 Output Current (mA) Output Current (mA), VOUT2 (5.0 V) Figure 2. Dropout Voltage vs. Output Current (VOUT1) 100 90 Quiescent Current (mA) 80 70 60 -40C 125C 25C Figure 3. Dropout Voltage vs. Output Current (VOUT2) 7.0 6.0 Quiescent Current (mA) 5.0 -40C 4.0 25C 50 40 30 20 10 0 0 VIN = 14 V 3.0 2.0 1.0 125C VIN = 14 V 0 50 100 150 200 250 300 350 400 450 500 550 600 0 10 20 30 40 50 60 70 80 90 100 Output Current (mA) Output Current (mA), VOUT2 (5.0 V) Figure 4. Quiescent Current vs. Output Current (VOUT1) 5.02 120 110 100 Line Regulation (mV) 5.01 VOUT (Volts) 90 80 70 60 50 40 30 20 10 0 -30 -10 10 30 50 70 90 110 130 0 Figure 5. Quiescent Current vs. Output Current (VOUT2) 125C VIN = 11 V - 26 V 25C -40C 5.00 4.99 4.98 -50 50 100 150 200 250 300 350 400 450 500 550 600 Temp (C) PART1 VIN = 14 V, No Load Output Current (mA), VOUT1 (10 V) Figure 6. VOUT2 vs. Temperature Figure 7. Line Regulation vs. Output Current (VOUT1) http://onsemi.com 4 CS8147 30 26 Load Regulation (mV) VIN = 14 V 25C -40C 10 9.0 125C Load Regulation (mV) 22 18 14 10 6 2 8.0 7.0 6.0 5.0 4.0 VIN = 14 V 25C -40C 3.0 2.0 1.0 0 125C -2 -6 -10 0 50 100 150 200 250 300 350 400 450 500 550 600 0 10 20 30 40 50 60 70 80 90 100 Output Current (mA), VOUT1 (10 V) Output Current (mA), VOUT2 (5.0 V) Figure 8. Load Regulation vs. Output Current (VOUT1) 350 100.0 Figure 9. Load Regulation vs. Output Current (VOUT2) -40C 300 250 V10 = 500 mA Load V5 = 70 mA Load 25C IENABLE (A) ICQ (mA) 20.00 /div 200 150 125C 0 100 50 -100.0 -1.000 0 9.000 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 VENABLE 1.000/div (V) VIN (V) Figure 10. ENABLE Input Current vs. Input Voltage 300 250 200 ICQ (mA) 150 100 50 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Figure 11. Quiescent Current (ICQ) vs. VIN Overtemperature 10.025 10.020 10.015 10.010 VOUT (V) 10.005 10.000 9.995 9.990 9.985 VIN = 14 V IO = 30 mA VOUT1 = 500 mA Load VOUT2 = 100 mA Load VOUT1 = 500 mA Load VOUT2 = No Load VOUT1 = No Load VOUT2 = No Load 9.980 9.975 -50 -30 -10 10 30 50 70 90 110 130 150 VIN (V) TEMP (C) Figure 12. Quiescent Current (ICQ) vs. VIN Over RLOAD Figure 13. VOUT1 vs. Temperature http://onsemi.com 5 CS8147 DEFINITION OF TERMS Dropout Voltage - The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature. Current Limit - Peak current that can be delivered to the output. Input Voltage - The DC voltage applied to the input terminals with respect to ground. Input Output Differential - The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate. Line Regulation - The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected. 60 V VIN 14 V 31 V 5.0 V 26 V 14V Load Regulation - The change in output voltage for a change in load current at constant chip temperature. Long Term Stability - Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature. Output Noise Voltage - The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range. Quiescent Current - The part of the positive input current that does not contribute to the positive load current. The regulator ground lead current. Ripple Rejection - The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage. Temperature Stability of VOUT - The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme. ENABLE 2.0 V 0.8 V 10 V 10 V 5.0 V 10 V 0V 5.0 V 5.0 V 3.0 V 10 V 0V 5.0 V 0V 0V 10 V 0V 5.0 V 0V VOUT1 VOUT2 0V 5.0 V 0V Turn On Load Dump Low VIN Line Noise, Etc. VOUT Short Circuit Thermal Shutdown Turn Off Figure 14. Typical Circuit Waveform C1 * 0.1 F VIN VOUT1 10V C2** 10 F 5.0V Control ENABLE CS8147 VOUT2 GND Tuner IC * C1 is required if the regulator is located away from the power source filter. ** C2 is required for stability. Figure 15. Test & Applications Circuit http://onsemi.com 6 CS8147 APPLICATION NOTES Since both outputs are controlled by the same ENABLE, the CS8147 is ideal for applications where a sleep mode is required. Using the CS8147, a section of circuitry such as a display and nonessential 5.0 V circuits can be shut down under microprocessor control to conserve energy. The test applications circuit diagram shows an automotive radio application where the display is powered by 10 V from VOUT1 and the Tuner IC is powered by 5.0 V from VOUT2. Neither output is required unless both the ignition and the Radio On/OFF switch are on. Stability Considerations The secondary output VOUT2 is inherently stable and does not require a compensation capacitor. However a compensation capacitor connected between VOUT1 and ground is required for stability in most applications. The output or compensation capacitor helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25C to -40C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information. The value for the output capacitor C2 shown in the test and applications circuit should work for most applications, however it is not necessarily the optimized solution. To determine acceptable value for C2 for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part. Step 1: Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible. Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions. Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature. Step 4: Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions. Step 5: If the capacitor is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value. Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing. Step 7: Raise the temperature to the highest specified operating temperature. Vary the load current as instructed in step 5 to test for any oscillations. Once the minimum capacitor value with the maximum ESR is found for each output, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of 20% so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitors should be less than 50% of the maximum allowable ESR found in step 3 above. Calculating Power Dissipation in a Dual Output Linear Regulator The maximum power dissipation for a dual output regulator (Figure 16) is PD(max) + VIN(max) * VOUT1(min) IOUT1(max) ) VIN(max) * VOUT2(min) IOUT2(max) ) VIN(max)IQ (1) where: VIN(max) is the maximum input voltage, VOUT1(min) is the minimum output voltage from VOUT1, VOUT2(min) is the minimum output voltage from VOUT2, IOUT1(max) is the maximum output current, for the application, IOUT2(max) is the maximum output current, for the application, and IQ is the quiescent current the regulator consumes at IOUT(max). Once the value of PD(max) is known, the maximum permissible value of RJA can be calculated: RQJA + 150C * TA PD (2) The value of RJA can be compared with those in the package section of the data sheet. Those packages with RJA's less than the calculated value in equation 2 will keep the die temperature below 150C. In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required. http://onsemi.com 7 CS8147 IIN VIN IOUT1 VOUT1 Smart Regulator Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of RJA: RQJA + RQJC ) RQCS ) RQSA (3) Control Features IOUT2 VOUT2 IQ where: RJC = the junction-to-case thermal resistance, RCS = the case-to-heatsink thermal resistance, and RSA = the heatsink-to-ambient thermal resistance. RJC appears in the package section of the data sheet. Like RJA, it too is a function of package type. RCS and RSA are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers. Figure 16. Dual Output Regulator With Key Performance Parameters Labeled. Heat Sinks A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air. http://onsemi.com 8 CS8147 PACKAGE DIMENSIONS TO-220 FIVE LEAD T SUFFIX CASE 314D-04 ISSUE E -T- -Q- B C E SEATING PLANE U K 12345 A L NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 10.92 (0.043) MAXIMUM. DIM A B C D E G H J K L Q U INCHES MIN MAX 0.572 0.613 0.390 0.415 0.170 0.180 0.025 0.038 0.048 0.055 0.067 BSC 0.087 0.112 0.015 0.025 0.990 1.045 0.320 0.365 0.140 0.153 0.105 0.117 MILLIMETERS MIN MAX 14.529 15.570 9.906 10.541 4.318 4.572 0.635 0.965 1.219 1.397 1.702 BSC 2.210 2.845 0.381 0.635 25.146 26.543 8.128 9.271 3.556 3.886 2.667 2.972 G D 5 PL J H M 0.356 (0.014) M TQ TO-220 FIVE LEAD TVA SUFFIX CASE 314K-01 ISSUE O -T- C -Q- B E SEATING PLANE NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 10.92 (0.043) MAXIMUM. INCHES MIN MAX 0.560 0.590 0.385 0.415 0.160 0.190 0.027 0.037 0.045 0.055 0.530 0.545 0.067 BSC 0.014 0.022 0.785 0.800 0.321 0.337 0.063 0.078 0.146 0.156 0.271 0.321 0.146 0.196 0.460 0.475 5 MILLIMETERS MIN MAX 14.22 14.99 9.78 10.54 4.06 4.83 0.69 0.94 1.14 1.40 13.46 13.84 1.70 BSC 0.36 0.56 19.94 20.32 8.15 8.56 1.60 1.98 3.71 3.96 6.88 8.15 3.71 4.98 11.68 12.07 5 W A L 1 2 3 4 5 U F K M J M DIM A B C D E F G J K L M Q R S U W D 0.356 (0.014) M 5 PL TQ G R S http://onsemi.com 9 CS8147 TO-220 FIVE LEAD THA SUFFIX CASE 314A-03 ISSUE E NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 0.043 (1.092) MAXIMUM. INCHES MIN MAX 0.572 0.613 0.390 0.415 0.170 0.180 0.025 0.038 0.048 0.055 0.570 0.585 0.067 BSC 0.015 0.025 0.730 0.745 0.320 0.365 0.140 0.153 0.210 0.260 0.468 0.505 MILLIMETERS MIN MAX 14.529 15.570 9.906 10.541 4.318 4.572 0.635 0.965 1.219 1.397 14.478 14.859 1.702 BSC 0.381 0.635 18.542 18.923 8.128 9.271 3.556 3.886 5.334 6.604 11.888 12.827 -T- B -P- OPTIONAL CHAMFER SEATING PLANE C E Q U A L F K G 5X 5X J D 0.014 (0.356) M S TP M DIM A B C D E F G J K L Q S U PACKAGE THERMAL DATA Parameter RJC RJA Typical Typical TO-220 2.4 50 Unit C/W C/W http://onsemi.com 10 CS8147 Notes http://onsemi.com 11 CS8147 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. PUBLICATION ORDERING INFORMATION NORTH AMERICA Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada N. American Technical Support: 800-282-9855 Toll Free USA/Canada EUROPE: LDC for ON Semiconductor - European Support German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, UK, Ireland CENTRAL/SOUTH AMERICA: Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2745 Email: r14525@onsemi.com ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative. http://onsemi.com 12 CS8147/D |
Price & Availability of CS8147YT5
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |